

## **AMENDMENTS TO THE CLAIMS**

*This listing of claims replaces all prior versions, and listings, of claims in the application:*

### **Listing of Claims:**

1.     **(Currently Amended)**     A matrix converter comprising:  
          an input terminal;  
          an output terminal; and  
          current commutation circuitry having a matrix switch arrangement including a plurality of power semiconductor bi-directional switches arranged in a matrix configuration, each said switch directly connected between the input terminal and the output terminal of the converter; and  
          a controller connected with the current commutation circuitry, wherein the controller controls timing operations in the bi-directional switches in [[,]] said matrix switch arrangement performing timing operations effecting to effect commutation functions by the with initiation of one switch before de-activation of another switch to compensate for a turn-off time of the one switch and wherein the matrix switch arrangement provide provides a commutation interval which approaches or equals zero.
  
2.     **(Previously Presented)**     A converter according to Claim 1 wherein the matrix switch arrangement comprises a first switch and a second switch whereby, in a first mode in use, the first switch is activated and the second switch is not activated, and the matrix switch arrangement performs timing operations which activates the second switch before the first switch is de-activated.
  
3.     **(Previously Presented)**     A converter according to Claim 1 wherein the matrix switch arrangement comprises circuitry performing timing operations of the switches to minimize the commutation interval.

4.     **(Previously Presented)**   A converter according to Claim 1 wherein the matrix switch arrangement comprises circuitry performing timing operations of the switches to provide a commutation interval of less than those typically used as a deadtime in a Voltage Source Inverter.

5.     **(Cancelled)**

6.     **(Previously Presented)**   A converter according to Claim 1 wherein the matrix switch arrangement comprises circuitry performing timing operations of the switches to provide a commutation interval which is negative.

7.     **(Cancelled)**

8.     **(Previously Presented)**   A converter according to Claim 1 wherein the converter comprises the plurality of bi-directional switches configured to effect reduction of the commutation interval.

9.     **(Cancelled)**

10. **(Currently Amended)** A method of operating a matrix converter having a matrix switch arrangement including a plurality of power semi-conductor bi-directional switches arranged in a matrix configuration and directly connected between an input terminal and an output terminal, the method comprising:

identifying delay times for a plurality of timers, the plurality of timers selected to achieve a commutation interval; and

operating said matrix switch arrangement to perform timing operations effecting commutation functions with activation of a first switch before de-activation of a second switch wherein  $[[a]]$  the commutation interval approaches or equals zero, wherein the plurality of timers determine the activation of the first switch and the de-activation of the second switch.

11. **(Previously Presented)** A method according to claim 10 wherein, in a first mode, in use, the first switch is activated and the second switch is not activated and then the matrix switch arrangement activates the second switch before the first switch is de-activated.

12. **(Previously Presented)** A method according to claim 10 wherein the matrix switch arrangement performs timing operations on the switch thereby minimizing the commutation interval.

13. **(Previously Presented)** A method according to claim 10 wherein the matrix switch arrangement performs timing operations on the switch thereby providing a commutation interval of less than those typically used as a deadtime in a Voltage Source Inverter.

14. **(Cancelled)**

15. **(Previously Presented)** A method according to claim 10 wherein the matrix switch arrangement performs timing operations on the switch thereby providing a commutation interval which is negative.

16. **(Cancelled)**

17. **(Previously Presented)** A method according to claim 10 wherein the matrix switch arrangement performs timing operations on the switch thereby to effect reduction of the commutation interval.

18.-22. **(Cancelled)**

23. **(Previously Presented)** A converter according to Claim 1 wherein the matrix switch arrangement comprises timing operations of the power semiconductor bi-directional switches by at least one of:

setting timer switches to set at least one timer to implement a delay and to set a clock speed to the at least one timer to control at least one of a reverse switch of time, a commutation time, and a reverse switch on time.

24. **(Previously Presented)** A method according to Claim 10 comprising the matrix switch arrangement performing timing operations of the power semiconductor bi-directional switches by at least one of:

setting timer switches to set at least one timer to implement a delay and to set a clock speed to the at least one timer to control at least one of a reverse switch of time, a commutation time, and a reverse switch on time.

25. **(Previously Presented)** The converter of claim 1, wherein the timing operations comprise delays including at least one of: a reverse switch of time; a commutation time; and a reverse switch on time.

26. **(Previously Presented)** The converter of claim 10, wherein operating said matrix switch arrangement to perform timing operations further comprises setting delays including at least one of: a reverse switch of time; a commutation time; and a reverse switch on time.

27. **(Previously Presented)** The matrix converter of claim 25, wherein the timing operations are set to achieve a particular output waveform.

28. **(Previously Presented)** The matrix converter of claim 27, wherein the timing operations are determined by at least one timer, wherein the at least one timer is set to produce at least one of the reverse switch off time, the commutation time, and the reverse switch on time in the plurality of power semiconductor bi-directional switches.

29. **(New)** A matrix converter comprising:  
a matrix switch arrangement including at least a first and a second power semiconductor bi-directional switches;  
a micro-controller that generates a pulse width modulation output;  
a controller that interfaces with the micro-controller to generate output waveforms in the matrix switch arrangement according to the pulse width modulation output of the micro-controller, wherein the controller sets a commutation time using a plurality of timers to effect an overlap between turning off the first bi-directional switch and turning on a second bi-directional switch in order to generate the determined commutation time.

30. **(New)** The matrix converter of claim 29, wherein the controller further comprises a plurality of configurable timers that are configured to achieve the commutation time, the plurality of configurable timers includes a reverse switch off timer, a commutation timer, and a reverse switch on timer.